To clearly answering all the question and showing all the needed steps on how you solved them .
Some of them need to use a simple Verilog code
Time : 15 hours max since its a basic question about digital system design
Note : i may add new project about the same subject if the current project has been solved correctly.
The questions will be given throw Skype or messages if you are interested