You will be using a modified DLX data path. The modifications are
1) The data path has removed the memory load/store elements
2) added a mux for both the S1 bus and S2 bus
3) The memory will be word addressable. Each instruction is not +4 difference but +1. Instr 0 is addr 0, Instr 1 is addr 1, etc.
4) The instructions to create are
R-type: ADD, AND
I-type: ADDI, ORI, XORI, SLTI, BEQZ
5) The BEQZ will not be adjusting the offset by 4 for bytes but just by 1.
6) S2op 7 is now const1 not const4
7) S2op only need pass, imm16sxt, imm16zxt, and const4
8) All the instructions are encoded the same way as we discussed in class. You will use the same ALUops but will only be creating the needed functions.
You will be creating a VHDL module for registers, register file, mux, ALU, S2Modify (Performs the S2op), and memory.
You will need to test each component independently.
You FSM may need more steps to handle the rising edges of the registers. You will need to do some testing to see how it works.
Testing run the following sequence of code
1) ADDI R1,R0,27
2) ORI R2,R0, 231
3) XORI R3,R1, 273
4) ADD R4,R2,R1
5) AND R5,R4,R2
6) Do a SLTI with one of your registers to get equal to zero
7) Do a BEQZ
Dear customer,
I am really happy to help you out of this project. I would like to introduce that I am an freelancer with 100% JOB COMPLETED in VHDL/VERILOG.
I am really suitable for job description:
First: I am an Electronics engineer who is very expertise with VHDL/Verilog. In fact, I have done so many project of VHDL/Verilog(Karatsuba multiplier, Nintendo design, encryption algorithm like Sax Hash, Bernstein Hash, HummingBird...Also, I participated in a Walker Recognition project(data from Camera to Human Detection(image processing-HOG feature and Adaboost) and display in VGA). Besides,,I implemented the image conpression (wavelet transform). Aslo, I have experience in coding Booth multiplier and very familiar with Xilinx tools like ISE. and Vivado. Therefore, I can simulation the projecthe in behavior, post-syntheize... with free hesitation.
I am also have experience of freelancer here:
https://www.freelancer.com/u/ducdctoandh.html
Also, I am very good in English (IELTS 6.0) and I have several year of researching so I can fully understand your requirement and understand fully about the papers and write the academic report. Please contact me and let me know if you want any special requirement and do with lower price.
Thank you.
I have a very good knowledge in both processors microarchitecture (from single cycle to superscalar processors) and vhdl
If you accept my bid I will need simple clarification regarding points 6 and 7 and if you want a pipelined implemented version from
Thanks